设为首页 |  加入收藏
首页首页 期刊简介 消息通知 编委会 电子期刊 投稿须知 广告合作 联系我们
一种新型自适应动态滤波器在超声成像中的应用

Application of a new self-adaptive dynamic filter in ultrasound imaging system

作者: 王文芳  周盛  王晓春  王立伟  王延群 
单位:中国医学科学院生物医学工程研究所(天津 300192)
关键词: 超声成像;可编程门阵列;快速傅里叶变换;动态滤波;滤波器;自适应 
分类号:
出版年·卷·期(页码):2012·31·1(26-30)
摘要:

目的 为使动态滤波器的中心频率可实时匹配回波信号中心频率,本文设计了一种新型的自适应动态滤波器。方法 本文自适应机制是以快速傅里叶变换(fast Fourier transform,FFT)算法实时分析真实回波信号的频率特性,根据频率编号自适应匹配动态滤波器的系数。该滤波器的所有模块基于现场可编程门阵列(field programmable gate array,FPGA)硬件实现,最后将加入白噪声的正弦信号使用Modelsim时序仿真工具进行仿真。结果 仿真结果表明,这种滤波器能良好匹配回波信号中心频率,消除噪声。结论 本文提出的自适应动态滤波器满足高速实时系统的要求,为超声系统中滤波器的设计提供了可靠依据。

Objective A new self-adaptive dynamic filter in ultrasound imaging system was proposed to match the center frequency of the dynamic filter and the real echo in real time. Methods The fast Fourier transform(FFT)processor was used to analyze each small section of the echo and the frequency characteristic of the real echo deciding the factors of the filter in the self-adaptive mechanism. The realization of the system based on field programmable gate array(FPGA)was analyzed and the design was carried on by Modelsim as the timing simulation tool dealing with sinusoidal signals doped with white noise. Results The simulation results showed that the self-adaptive dynamic filter could reduce the noise strongly as the method could match the center frequency of the near field and far field real echo precisely. Conclusions The new self-adaptive dynamic filter is fast enough for processing high-speed and real-time signals,providing one basis for designing the filter in ultrasongraphy.

参考文献:

[1]冯若,刘忠齐. 超声诊断设备原理及设计[M].北京:中国医药科技出版社,1991.
[2]Punchalard R,Lorsawatsiri A,Loetwassana W,et al. Direct frequency estimation based adaptive algorithm for a second-order adaptive FIR notch filter [J]. Signal Processing,2008,88(2):315-325.
[3]Uwe Meyer-Baese.数字信号处理的FPGA实现[M]. 刘凌译.第2版.北京:清华大学出版社,2006.
[4]Shousheng He,Mats Torkelson.Design and Implementation of a 1024-point Pipeline FFT Processor[C].IEEE, 1998.
[5]CHU Chao,ZHANG Qin,XIE Yingke,et a1.Design of a high performance FFT processor based on FPGA[C].Shanghai,China: Proeeedings of Design Automation Conference,Asia and South Pacific,2005,2:920—923.
[6]刘国栋,陈伯孝,陈多芳.FFT处理器的FPGA设计[J].航空计算技术,2004,34(3):101-104.
[7]Patrick Longa,AliMiri. Area efficient FIR Filter Design on FPGA Using Distributed Arithmetic [C].IEEE International Symposium on Signal Processing and Information Technology,2006,6:248-252.
[8]任维政,陈凌霄,梁菁. 基于FPGA的动态分布式算法的研究与应用. 电子器件[J],2005,28(1):214-216,220.
[9]Girard P,Hbron O,Pravossoudovitch S,et al. Delay fault testing of look-up tables in SRAM based FPGA [J].Journal of Electronic Testing,2005,21(1):43-55.
[10]White SA. Applications of distributed arithmetic to digital signal processing:a tutorial review[J]. ASSP Magazine,IEEE, 1989,7:4-19.
[11]Levent Aksoy,Ece Olcay Gunes. Area optimization algorithms in High-speed digital FIR filter synthesis[M]//SBCCI2008.New York:ACM,2008: 64-69. 

服务与反馈:
文章下载】【加入收藏
提示:您还未登录,请登录!点此登录
 
友情链接  
地址:北京安定门外安贞医院内北京生物医学工程编辑部
电话:010-64456508  传真:010-64456661
电子邮箱:llbl910219@126.com